



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/531,026	03/20/2000	Sudheendra Hangal	16747-01301US	5759

7590 07/14/2004

PAUL C. HAUGHEY, ESQ.  
TOWNSEND AND TOWNSEND AND CREW LLP  
TWO EMBARCADERO CENTER  
8TH FLOOR  
SAN FRANCISCO, CA 94111-3834

EXAMINER
----------

DAY, HERNG DER

ART UNIT	PAPER NUMBER
----------	--------------

2128

DATE MAILED: 07/14/2004

8

Please find below and/or attached an Office communication concerning this application or proceeding.

# Office Action Summary

Application No.

09/531,026

Applicant(s)

HANGAL ET AL.

Examiner

Herng-der Day

Art Unit

2128

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 09 April 2004.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 1-15 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-15 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

## Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

## Attachment(s)

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date <u>7</u> . | 6) <input type="checkbox"/> Other: _____  |

### DETAILED ACTION

1. This communication is in response to Applicants' Amendment (paper # 6) to Office Action dated October 6, 2003 (paper # 4), mailed April 6, 2004, and received by PTO April 9, 2004.

1-1. Claim 4 has been amended; claims 1-15 are pending.

1-2. Claims 1-15 have been examined and rejected.

#### *Claim Rejections - 35 USC § 112*

2. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

3. Claims 1-15 are rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

For example, as shown in FIG. 3A and FIG. 3B and described in the corresponding specification, each low level simulator run one code fragment which may be of determined length or random length. However, without undue experimentation, it is unclear for one skilled in the art how to establish checkpoints such that the destination of any branch instruction will not be outside of its current code fragment.

***Claim Rejections - 35 USC § 103***

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 1-2, 4-6, 8-12, and 14-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lauterbach, "Accelerating Architectural Simulation by Parallel Execution of Trace Samples", Tech. Report SMLI TR-93-22, Sun Microsystems Laboratories, Inc., December 1993, pages 1-14, in view of Applicants' assertions as shown in FIG. 1A.

5-1. Regarding claims 1 and 8-9, Lauterbach discloses a method for validating performance and functionality of a processor, comprising the steps of:

(Claim 1) executing a program on a high level simulator of said processor (the entire execution of the sampled program, page 3, paragraph 3);

establishing a plurality of checkpoints (the start of the sample instruction trace, page 3, paragraph 3; fifty samples, page 3, paragraph 2);

saving state data at each of said checkpoints (initial cache state, page 3, paragraph 3); and running said program on a plurality of simulators of said processor in parallel, starting each of said simulators at a corresponding checkpoint with corresponding state data associated with said corresponding checkpoint (parallel execution, page 10, section 5.0);

(Claim 8) loading each of said simulators with said program; initializing each of said simulators at said corresponding checkpoint with said corresponding state data associated with said corresponding checkpoint (parallel execution, page 10, section 5.0); and

executing said program on said simulator up to a certain point in said program (250,000 instructions, page 3, paragraph 2).

(Claim 9) said certain point is one of (a) a next checkpoint immediately following said corresponding checkpoint, (b) a point in said program a random length after said corresponding checkpoint, and (c) a point after said corresponding checkpoint (250,000 instructions, page 3, paragraph 2).

However, Lauterbach fails to expressly disclose each of the plurality of simulators is a low level simulator. Nevertheless, Lauterbach suggest existing simulation tools can be leveraged to implement the trace sampling technique (Abstract, page 1, paragraph 2).

Applicants assert, as shown in FIG. 1A and described in pages 1-2 of the specification, "Figure 1A is a block diagram of a prior art processor validation system 100 using only a low level simulator 110" and "One type of low level simulator is the register transfer level (RTL) model of the processor" because "The RTL model is a one hundred percent accurate representation of a processor and is the same model used to design the processor". However, the low level simulator is very slow such that it is usually infeasible in practice to run long programs on low level simulators.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teachings of Lauterbach to incorporate the well known teachings of low level simulator in prior art to obtain the invention as specified in claims 1 and 8-9 because by implementing the trace sampling technique, as suggested by Lauterbach, on the existing RTL simulation tools, it will produce significant reductions in simulation time and still keep one hundred percent accuracy as well.

**5-2.** Regarding claim 2, Lauterbach further discloses said checkpoints divide said program into code fragments of determined lengths (250,000 instructions, page 3, paragraph 2).

**5-3.** Regarding claim 4, Lauterbach further discloses said state data comprises:  
program counter contents of said processor (Starting PC, page 4, last paragraph);  
register contents of said processor (Instruction count, page 4, last paragraph);  
cache memory contents of said processor (cache tag state, page 5, paragraph 2);  
main memory contents of said processor (TLB tag state, page 5, paragraph 2); and  
branch prediction contents of said processor (branch directions, page 5, last paragraph).

**5-4.** Regarding claim 5, Lauterbach further discloses said processor is one of (a) a microprocessor, (b) a digital signal processor, (c) an input/output (I/O) controller, and (d) a network processor (based on the SPARC™ instruction set, page 3, paragraph 4).

**5-5.** Regarding claim 6, Lauterbach further discloses said high level simulator is one of (a) an instruction accurate simulator (IAS) of said processor and (b) a cycle accurate simulator (CAS) of said processor (architectural simulation, page 2, paragraph 2).

**5-6.** Regarding claim 10, Lauterbach further discloses said running step further comprises generating one of (a) functional data of said processor and (b) performance data of said processor (accurate performance estimates, page 2, paragraph 2).

**5-7.** Regarding claims 11-12 and 14, these computer readable media claims include same method limitations as in claims 1-2 and 8 and are unpatentable using the same analysis of claims 1-2 and 8.

**5-8.** Claim 15 is a computer system claim including equivalent method limitations as in claim 1 and is unpatentable using the same analysis of claim 1.

Art Unit: 2128

6. Claims 3 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combined teachings of Lauterbach, "Accelerating Architectural Simulation by Parallel Execution of Trace Samples", Tech. Report SMLI TR-93-22, Sun Microsystems Laboratories, Inc., December 1993, pages 1-14, and Applicants' assertions as applied to claim 1 above, and further in view of Ball, U.S. Patent 5,615,357 issued March 25, 1997.

6-1. Regarding claim 3, Lauterbach fails to expressly disclose said checkpoints divide said program into code fragments of random lengths.

Ball discloses a method for verifying processor performance, wherein "the trace file is randomly sampled to produce relatively small segments of contiguous trace instructions".

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teachings of Lauterbach to incorporate the teachings of Ball to obtain the invention as specified in claim 3 because by applying the randomly sampling technique, the accurate processor performance can be statistically predicted without running a comprehensive evaluation.

6-2. Claim 13 is a computer readable media claim include same method limitations as in claim 3 and is unpatentable using the same analysis of claim 3.

7. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over the combined teachings of Lauterbach, "Accelerating Architectural Simulation by Parallel Execution of Trace Samples", Tech. Report SMLI TR-93-22, Sun Microsystems Laboratories, Inc., December 1993, pages 1-14, and Applicants' assertions as applied to claim 1 above, and further in view of Challier et al., U.S. Patent 6,199,031 issued March 6, 2001, and filed August 31, 1998.

Art Unit: 2128

7-1. Regarding claim 7, Lauterbach fails to expressly disclose each of said low level simulators is a register transfer level (RTL) model of said processor, written as one of (a) a VHDL model of said processor and (b) a Verilog model of said processor. However, Applicants assert, as shown in FIG. 1A and described in pages 1-2 of the specification, “Figure 1A is a block diagram of a prior art processor validation system 100 using only a low level simulator 110” and “One type of low level simulator is the register transfer level (RTL) model of the processor” because “The RTL model is a one hundred percent accurate representation of a processor and is the same model used to design the processor”.

Challier et al. disclose an interface system for testing and verifying the design of an ASIC at different levels of abstraction, wherein the ASIC includes a processor entity (Challier, abstract). Challier et al. further disclose ASIC model 201 is a VHDL based design and model 201 runs on top of simulator 205 (Challier, column 5, lines 47-57). In other words, Challier et al. disclose an interface system for testing and verifying the design of an ASIC at different levels of abstraction by implementing low level simulators.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the combined teachings of Lauterbach and Applicants’ assertions to incorporate the teachings of Challier et al. to obtain the invention as specified in claim 7 because Challier et al. disclose in detail implementing low level simulators, as suggested by Applicants’ assertions.

#### ***Applicants’ Arguments***

8. Applicants argue the following:



Art Unit: 2128

(1) “Amended claim 4 thus overcomes the rejection made under 35 U.S.C. 112, second paragraph” (page 6, paragraph 3, paper # 6).

(2) “Hence, branching to a point outside the code fragment that is being simulated does not occur” (page 7, paragraph 2, paper # 6).

(3) “Lauterbach is concerned with evaluating processor architectural performances not with ‘validating performance and functionality of processor’, as recited in claim 1” (page 9, first paragraph, paper # 6).

(4) “The use of data while executing the instructions in connection with the checkpoints generates a snapshot of the entire state data” (page 10, paragraph 3, paper # 6).

(5) “Lauterbach thus fails to teach or suggest ‘saving state data at each of said checkpoints’, as recited, in part, in claim 1” (page 12, last paragraph, paper # 6).

(6) “There is no disclosure in Lauterbach, however, of using these SPARC station ECL workstation to run low level simulations” (page 13, last paragraph, paper # 6).

### ***Response to Arguments***

9. Applicants’ arguments have been fully considered.

9-1. Applicants’ argument (1) is persuasive. The rejection of claim 4 under 35 U.S.C. 112, second paragraph, in paper # 4 for indefiniteness has been withdrawn.

9-2. Applicants’ argument (2) is not persuasive. For example, Applicants list all the requirements in a specific embodiment as described in the specification, lines 24-31 of page 9. However, Applicants disclose no details showing how one skilled in the art, without undue

Art Unit: 2128

experimentation, may have all the requirements satisfied by establishing checkpoints to divide program into code fragment of fixed or random lengths.

9-3. In response to Applicants' argument (3), the recitation "validating performance and functionality of processor" has not been given patentable weight because the recitation occurs in the preamble. A preamble is generally not accorded any patentable weight where it merely recites the purpose of a process or the intended use of a structure, and where the body of the claim does not depend on the preamble for completeness but, instead, the process steps or structural limitations are able to stand alone. See *In re Hirao*, 535 F.2d 67, 190 USPQ 15 (CCPA 1976) and *Kropa v. Robie*, 187 F.2d 150, 152, 88 USPQ 478, 481 (CCPA 1951).

9-4. In response to Applicants' argument (4) that the references fail to show certain features of Applicants' invention, it is noted that the features upon which Applicants rely (i.e., generates a snapshot of the entire state data) are not recited in the rejected claims. Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

9-5. Applicants' argument (5) is not persuasive. Lauterbach discloses at page 3, third paragraph, that cache state has been saved in the sample and used as the initial cache state for the architectural simulation. In other words, Lauterbach does teach "saving state data at each of said checkpoints" because cache state may represent state data.

9-6. In response to Applicants' argument (6) against the references individually, one cannot show nonobviousness by attacking references individually where the rejections are based on combinations of references. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); *In re Merck & Co.*, 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986).

*Conclusion*

10. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

11. Any inquiry concerning this communication or earlier communications from the Examiner should be directed to Herng-der Day whose telephone number is (703) 305-5269. The Examiner can normally be reached on 9:00 - 17:30.

If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's supervisor, Kevin J Teska can be reached on (703) 305-9704. The fax phone numbers for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

Herng-der Day  
July 9, 2004

Thaiphon  
Patent Examiner  
Thai Phan  
AU: 2128